SDRAM – The Dynamic Random Access Memory

SDRAM is also known by another name called Synchronous dynamic random access memory (SDRAM). This is in fact a dynamic random access memory or (DRAM) with a synchronous interface. Traditional dynamic random access memory or (DRAM) possess with an asynchronous interface which means, it will response as fast as possible to change in control inputs. SDRAM is possessed with a synchronous interface, means it waits for a signal from the clock before responding to control inputs and is thus synchronized with the computer’s system bus. The clock is operated to control an internal finite state machine that pipelines incoming instructions. This offers the chip to have a more complicated pattern of operation compared to asynchronous DRAM which is devoid of any synchronized interface.
During purchasing of SDRM, the primary and the sole concern of the buyers must be the design of pipeline and its pattern of operation. Pipelining is mainly used as the chip that can accept a new instruction before the finishing of processing of the previous one. In a pipelined write, the write command can be instantly followed by other instruction without waiting for the data to be processed for writing in the memory array. In a pipelined read, the requested data sometimes and often appears after a fixed number of clock pulses after the reading of instruction, and during this cycles additional instructions can be sent. This delay or late is called the latency and is considered as important parameters of consideration before purchasing of a SDRM for a computer. SDRAM is widely used in DDR4 model.

No related posts.

Related posts brought to you by Yet Another Related Posts Plugin.